A method of testing/stressing a charge trapping device, such as a negative
differential resistance (NDR) FET is disclosed. By operating/stressing a
charge trap device during/after manufacture, a distribution of charge
traps can be altered advantageously to improve performance.