A system for providing a high-speed implementation for multi-stream forward error correction (FEC) is provided. According to one exemplary aspect, the system is able to provide block-based multi-stream FEC that reduces the power consumption when compared with conventional symbol-based FEC. The system provides a pipeline architecture for multi-stream FEC so that modules in the system are able to respectively process blocks of data from different channels or data streams.

 
Web www.patentalert.com

< Mechanism for reformatting a simple source code statement into a compound source code statement

< Data transmission update technique in low power modes

> Design techniques for analyzing integrated circuit device characteristics

> Systems and methods of partitioning data to facilitate error correction
~ 00272