In an integrated circuit, a time-axis expanding circuit is provided in addition to a driver circuit for outputting a signal outside. The time-axis expanding circuit has an equivalent receiver circuit similar to an ordinary receiver circuit, and a D-type flip-flop circuit connected to the equivalent receiver circuit. Input signals from the pins of the time-axis expanding circuit are inputted to the gates of CMOS transistors of the equivalent receiver circuit, and equivalent differential receiving signals outputted from the drains of the CMOS transistors are inputted to the D input terminal of the D-type flip-flop circuit. A measuring clock signal is inputted to the clock input terminal of the D-type flip-flop circuit, and a time-axis-expanded signal is outputted from the Q output terminal of the D-type flip-flop circuit to an output terminal of the time-axis expanding circuit.

 
Web www.patentalert.com

< Pipelined packet switching and queuing architecture

< Communication device, imaging device, communication method, and recording medium storing program to execute communication method in computer readable state

> Coaxial via structure for optimizing signal transmission in multiple layer electronic device carriers

> Image processing apparatus

~ 00277