A semiconductor device having a plurality of memory cells for storing
data, an address input circuit having an address signal generation
section for independently generating an address signal using a clock
signal in a test mode, and a delay circuit for delaying an input time of
the address signal from the address input circuit to a subsequent circuit
for a predetermined time period which is equal to or longer than the time
necessary for the generation of the address signal.