A system and method for dynamically altering a clock speed of a clock signal used for timing of data signal transmissions and receptions within an integrated circuit (IC) device. The system includes a clock generator circuit for providing a clock signal used for timing of data signal transmission and reception within the IC; a monitoring circuit for receiving data transmissions generated at different clock speeds and detecting when a data transmission fail point is achieved at a particular clock speed; and, a device for adjusting the clock speed according to a maximum speed allowed for the IC that avoids the data transmission fail point.

 
Web www.patentalert.com

< Erasure-and-single-error correction decoder for linear block codes

< System and method for selecting content to be presented to a user

> Information processing apparatus and processing method and program storage medium

> Method, program, and storage medium for acquiring logs

~ 00279