A method for verifying a logical equivalency between two logic circuits having different combinational logic circuits includes the steps of converting into a logic circuit a logic cone that has been determined for each of the two logic circuits, the logic cone including all inputs and all logic circuits which affect one output of the combinational logic circuit, storing a logical expression converted by the converting step and a logic circuit element included in the logic cone while correlating the logical expression with the logic circuit element, and specifying the logic circuit element corresponding to a specified term in the logical expression that has been converted.

 
Web www.patentalert.com

< Toner supply roll

< Zoom lens

> Capillary array-based enzyme screening

> Genes displaying enhanced expression during cellular senescence and terminal cell differentiation and uses thereof

~ 00279