A semiconductor device which includes a semiconductor chip, an insulating
film formed on the semiconductor chip, a plurality of projected stress
relaxation materials formed on the insulating film, projected electrodes
covering at least tops of the stress relaxation materials, and wiring
lines for electrically connecting the projected electrodes and element
electrodes of the semiconductor chip.