A tape circuit substrate and semiconductor chip package using the same. The tape circuit substrate may comprise a base film which may be made of an insulating material and may be formed with via-holes at portions thereof, a first wiring pattern layer which may be formed on a first surface of the base film, and at least one second wiring pattern layer which may be formed on a second surface of the base film and electrically connected to a terminal which may be formed on the first surface through conductive materials, or plugs, filled in the via-holes. The semiconductor chip package may comprise a semiconductor chip which may be electrically bonded to the tape circuit substrate through chip bumps.

 
Web www.patentalert.com

< Semiconductor integrated circuit including anti-fuse and method for manufacturing the same

< Manufacturing methods of semiconductor devices and a solid state image pickup device

> Integrated circuit package and method of manufacture

> Semiconductor protection element, semiconductor device and method for manufacturing same

~ 00281