Disclosed is an apparatus for generating an error detection information bit sequence for determining a length of data sequence transmitted in a communication system. The apparatus comprises a plurality of cascaded registers, the number of which is identical to the number of bits in the error detection information bit sequence, and a plurality of adders arranged on paths determined by a predetermined generator polynomial, each of the adders adding a bit sequence received through an input path to a feedback bit sequence. During reception of the control information sequence, an operator generates the feedback bit sequence by sequentially adding bits of the control information sequence to output bits of a final register and provides the generated feedback bit sequence to the adders. After completion of receiving the control information sequence, the operator sequentially adds a preset input bit to output bits of the final register and outputs the addition result as the error detection information bit sequence. An initial value controller provides the registers with a selected one of two initial values separately determined for the two data sequences.

 
Web www.patentalert.com

< Microcomputer supporting plurality of systems utilizing a single keyboard BIOS

< Apparatus and method for transmitting and receiving data in a CDMA mobile communication system

> Apparatus and method for generating codes in a communication system

> Method and systems using a set-top box and communicating between a remote data network and a wireless communication network

~ 00283