A synchronous non-volatile memory device has address input connections and data input/output connections. A test operation can be initiated that use signals provided on the address input connections and not the data input/output connections. The test mode can be entered using either commands or a combination of commands and an electronic key.

 
Web www.patentalert.com

< Integrated circuit memory devices having asynchronous flow-through capability

< System and method for determining on-chip bit error rate (BER) in a communication system

> Linking addressable shadow port and protocol for serial bus networks

> Optical logical circuits based on lasing semiconductor optical amplifiers

~ 00283