A dynamically configurable logic gate can include a controller configured to provide a first threshold reference signal; an adder configured to sum the first threshold reference signal and at least one input signal to generate a summed signal; a chaotic updater configured to apply a nonlinear function to the summed signal; and a subtractor configured to determine an output signal by taking a difference between a second threshold reference signal and the processed summed signal from the chaotic updater. The logic gate can operate as one of a plurality of different logic gates responsive to adjusting at least one of the threshold reference signals.

 
Web www.patentalert.com

< Fault tolerant processing architecture

< Multiple personas for mobile devices

> Techniques for facilitating conversion between asynchronous and synchronous domains

> Method, system and program product for specifying a dial group for a digital system described by a hardware description language (HDL) model

~ 00284