In one embodiment, semiconductor device 10 comprises a diode which uses isolation regions (34, 16, and 13) and a plurality of dopant concentrations (30, 20, 24, and 26) which may be used to limit the parasitic current that is injected into the semiconductor substrate (12). Various biases on the isolation regions (34, 16, and 13) may be used to affect the behavior of semiconductor device (10). In addition, a conductive layer (28) may be formed overlying the junction between anode (42) and cathode (40). This conductive layer (28) may decrease the electric field in selected regions in order to increase the maximum voltage that may be applied to cathode (40).

 
Web www.patentalert.com

< Method of CVD for forming silicon nitride film on substrate

< Semiconductor device and fabrication method thereof

> Semiconductor device and method of manufacturing a semiconductor device

> Overlap stacking of center bus bonded memory chips for double density and method of manufacturing the same

~ 00285