A signal processor comprises a plurality of processing circuits for
carrying out various kinds of processing which differ from one another; a
memory circuit provided commonly for respective processing circuits, and
a control circuit for carrying out access control between the respective
processing circuits and the memory circuit, characterized in that the
control circuit carries out address control in different units in
accordance with the respective processing circuits.