A method for enhancing data security when chip cards are used for payment transactions and input data are loaded into an algorithm when performing an authentication. The security of the debit and credit data is enhanced by subdividing the data blocks and by switching an additional feedback on and off following the downstream counters at preselected clock pulse times. The method is applicable to all authentication processes in conjunction with chip cards.