A method for facilitating the sequential verification of loop-free circuits by reducing the sequential verification problem to combinational verification, by constructing and comparing Timed Binary Decision. Diagrams (TBDDs) and Timed Binary Expression Diagrams (TBEDs). The TBEDs can be compared by using both BDDs and SAT solvers.

 
Web www.patentalert.com

< Full regular expression search of network traffic

< Assigning meanings to utterances in a speech recognition system

> Methods and systems for efficient comparison, identification, processing, and importing of gene expression data

> Expression silencing system and different uses thereof
~ 00291