A power-on reset circuit has a power-on level detecting circuit which detects a power voltage to output a power-on reset signal and a delay circuit which delays the power-on reset signal output by the power-on level detecting circuit. Two chip address specifying pads are connected to the delay circuit. Delay time in the delay time is controlled according to a chip address supplied to these two pads.

 
Web www.patentalert.com

< Display driving device, display apparatus, and method of driving the same

< Image forming apparatus

> Method of programming non-volatile semiconductor memory device having an electrically erasable and programmable memory cell array

> Digital camera

~ 00293