A method and an apparatus are used to efficiently translate memory addresses. The translation scheme yields a translated address, a memory type for the translated address, and a fault bit for the translation.

 
Web www.patentalert.com

< Transceiver with latency alignment circuitry

< File usage history log for improved placement of files in differential rate memory according to frequency of utilizations and volatility of allocation space

> Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain

> Apparatus and method for determining a physical address from a virtual address by using a hierarchical mapping regulation with compressed nodes
~ 00295