The present invention is directed to a timing abstraction and partitioning
strategy for integrated circuit design. A method for designing an
integrated circuit may include monitoring user interaction with logical
blocks during a function design process of an integrated circuit.
Indications of timing properties are derived during the functional design
process.