The present invention relates to a digital filter suitable for receiving a digital input signal (INPUT(G)) comprising a voltage peak also known as glitch (G). It is characterized in that it comprises: a delay line (T) adapted to produce a delayed digital input signal (INPUT(G)+.DELTA.t), rising edge (PD) and falling edge (ND) detectors adapted to produce rising (P) and falling (N) edge indicator signals respectively from the delayed digital input signal (INPUT(G)+.DELTA.t), first (M1) and second (M2) mixing means adapted to produce rising (P') and falling (N') edge filter indicator signals respectively from said digital input signal (INPUT(G)) and said rising (P) and falling (N) edge indicator signals respectively, third mixing means (M3) adapted to produce a digital output signal (OUTPUT) without a glitch from the rising edge filter indicator signal (P') and from the falling edge filter indicator signal (N').