An interconnect structure for an integrated circuit having several levels
of conductors is disclosed. Dielectric pillars for mechanical support are
formed between conductors in adjacent layers at locations that do not
have vias. The pillars are particularly useful with low-k ILD or air
dielectric.