A first plurality of memory cells is in a first plane in a first column of
the array. A second plurality of memory cells is in a second plane in the
same column. The second plurality of memory cells are coupled to the
first plurality of memory cells through a series connection of their
source/drain regions.