An integrated circuit test method is provided that utilizes shared tester resources physically located at different geographical sites throughout the world to test specific integrated circuits, thereby maximizing utilization of all tester resources and, thereby, dramatically reducing the overall cost to test.