A memory storage system includes a plurality of memory storage banks and a cache in communication therewith. Both the plurality of memory storage banks and the cache further include destructive read memory storage elements configured for delayed write back scheduling thereto.

 
Web www.patentalert.com

> Multi-processor system apparatus allowing a compiler to conduct a static scheduling process over a large scale system of processors and memory modules

~ 00339