A circuit for correcting errors in an N times duplicated signal is
described. The circuit comprises a plurality of AND gates, wherein each
of the AND gates comprises a plurality of inputs for receiving a copy of
the N times duplicated signal; and an OR gate having a plurality of
inputs, wherein each input of the OR gate is connected to an output of
one of the AND gates, wherein an output of the OR gate comprises the
corrected signal.
