An apparatus for iterative hard-decision forward error correction decoding is described. The apparatus comprises a binary receiver to convert an optical signal to an electrical signal, the electrical signal having a set of information symbols and a set of redundancy symbols, the set of redundancy symbols generated by different forward error correction (FEC) encoding schemes, and a plurality of decoders coupled with the binary receiver and coupled together, each of the decoders to decode the set of information symbols with the set of redundancy symbols in accordance with the different FEC encoding schemes.

 
Web www.patentalert.com

> Video display apparatuses and display methods thereof

~ 00354