State nodes in a sequential digital circuit are identified using a graph-based method based upon the topology of the circuit. In accordance with the method, the device level circuit netlist is reduced to a graph representation using a well-defined set of rules. The unique properties of state nodes can be translated to properties of the graph representation of the circuit. Identification of state nodes is required for proper initialization of sequential circuits for simulation by a device level digital simulator.