A control loop for a clocked switching power converter where the loop features a comparator (44) and a filter (61) in series to linearize the nonlinear response of the comparator (44). The filter (61) has poles and zeros offsetting the poles and zeros of a bridge rectifier (M1 and M2).