A look up table (LUT) structure, comprising: a first intermediate LUT stage comprising a LUT value input and an output; and a configurable multiplexer (MUX) comprising: an input coupled to a carry in logic signal; and an output coupled to said LUT value input of first intermediate LUT stage; wherein, said first intermediate LUT stage output generates a carry out logic signal.