A multi-phase buck converter comprising a plurality of output switch arrangements each comprising a high side switch and a low side switch connected in series across a DC voltage and having a common connection coupled through a respective output inductor to a converter output node at which a converter output voltage is provided; a plurality of circuit arrangements providing pulse width modulated control signals to the high side and low side switches of each output switch arrangement for regulating the converter output voltage; a control arrangement providing a timing signal for controlling the start of conduction times of the high side and low side switches of each output switch arrangement and for providing an error signal related to a difference between the converter output voltage and a reference signal; a current sense arrangement coupled to each output inductor for providing a phase current signal related to the phase current provided by the respective output switch arrangement through the respective output inductor, there thus being provided a phase current signal for each output switch arrangement; and a circuit providing an average inductor current signal proportional to the average current through each output inductor, each current sense arrangement further comprising a current share adjusting circuit receiving the respective phase current signal and the average inductor current signal for producing a difference signal in accordance with the average inductor current signal and the respective phase current signal for the respective output switch arrangement, said difference signal adjusting the current through the respective output inductor to equalize the currents in each of the output inductors.

 
Web www.patentalert.com

> Power supplying method and apparatus including buffer circuit to control operation of output driver

~ 00394