A method, system, and device for enabling intervention across same-level cache memories. In a preferred embodiment, responsive to a cache miss in a first cache memory a direct intervention request is sent from the first cache memory to a second cache memory requesting a direct intervention that satisfies the cache miss.

 
Web www.patentalert.com

> Enabling and disabling cache bypass using predicted cache line usage

~ 00396