A programmable logic device having groups of data and instruction memory
blocks separated by a processor block is described. The processor block
including an embedded processor and data and instruction memory
controllers. The data and instruction memory blocks respectively
including data and memory groupings of block random access memories.