A semiconductor device includes a plurality of memory cells, and an error-correction circuit. Its write operation is performed by a late-write method, and ECC processing is executed in parallel with writing to shorten a cycle time. Moreover, when a memory cell is power-supplied through a well tap, the same address is not assigned while the memory cell is power-supplied through the well tap.

 
Web www.patentalert.com

< MRAM arrays and methods for writing and reading magnetic memory devices

> Semiconductor memory device with magnetoresistance elements and method of writing date into the same

~ 00406