A method of processing data having one of four voltage levels stored in a DRAM cell is comprised of sensing whether or not the data voltage is above or below a voltage level midway between a highest and a lowest of the four levels, setting the voltage on a reference line higher than the lowest and lower than the next highest of the four levels in the event the data voltage is below the midway voltage level, and setting the voltage on the reference line higher than the second highest and lower than the highest of the four levels in the event the data voltage is above the midway point, and sensing whether the data voltage is higher or lower than the reference line, whereby which of the four levels the data occupies is read.

 
Web www.patentalert.com

< Data transmission device, data receiving device, data transmitting method, data receiving method, recording device, playback device, recording method, and playback method

> Large-capacity semiconductor memory with improved layout for sub-amplifiers to increase operational speed

~ 00412