An apparatus comprising a first circuit and a second circuit. The first
circuit may be configured to synchronize at least one transport overhead
byte with a pulse on an external pin. The second circuit may be
configured to synchronize the transport overhead byte to the overhead
processor. The overhead processor may be synchronized with (i) an
overhead generator and (ii) an overhead extractor.