A semiconductor package component includes a base die and a secondary die flip chip mounted to the base die. The base die includes a set of stacking contacts for flip chip mounting the secondary die to the base die, and a set of interconnect contacts configured as an internal signal transmission system, and a physical structure for supporting a terminal contact system of the package component. The package component also includes an encapsulant on the base die encapsulating the interconnect contacts, an underfill layer between the dice, and terminal contacts configured for flip chip mounting the package component to a supporting substrate. A method for fabricating the package component includes the steps of providing a base wafer containing a plurality of base dice, and flip chip mounting the secondary dice to the base dice on the base wafer. In addition the method includes the steps of forming and planarizing the interconnect contacts on the base dice, and forming the terminal contacts on the planarized interconnect contacts.

 
Web www.patentalert.com

< Semiconductor apparatus with improved yield

> High efficiency dielectric electron emitter

~ 00414