In one embodiment a computer system, comprises a processor, a basic input/output system (BIOS) including logic instructions which, when executed by the processor, configure the processor to initiate power on self test (POST) processing in the basic input/output system (BIOS) of a computing device, detect a connection to a remote memory device, and write an access level indicator stored on the remote memory device to an output device.

 
Web www.patentalert.com

< Method and apparatus for sending thread-execution-state-sensitive supervisory commands to a simultaneous multi-threaded (SMT) processor

> System for memory hot swap

~ 00420