A high speed DRAM cache architecture. One disclosed embodiment includes a
multiplexed bus interface to interface with a multiplexed bus. A cache
control circuit drives a row address portion of an address on the
multiplexed bus interface and a command to open a memory page containing
data for a plurality of ways. The cache control circuit subsequently
drives a column address including at least a way indicator to the
multiplexed bus interface.