A method for providing the layout design of semiconductor integrated
circuit that is capable of promoting the reduction of the circuit pattern
area is provided. A hole pattern is disposed at the mesh point which is
an intersecting point of mutually orthogonal virtual grid lines and
another hole pattern is not disposed at the adjacent mesh point that is
the closed mesh point having the hole pattern thereon.