A technique for controlling local events in two-phase asynchronous handshake circuits.

 
Web www.patentalert.com

< Apparatus and method for asynchronously clocking the processing of a wireless communication signal by multiple processors

> High reliability memory module with a fault tolerant address and command bus
~ 00435