Embodiments of efficient memory implementations for novel display system
are herein disclosed. One embodiment comprises a display system
comprising a display, said display comprising a plurality of logical
pixels wherein said logical pixels further comprise a first number of
center-subpixels and a memory, said memory storing said image data to be
rendered by said display; wherein said memory is mapped such that said
center-subpixels are stored in addressable memory cells.