Apparatus and methods for communicating command and address inputs to a memory device. In one embodiment, a memory device includes a shared bus interface defined by a portion of pins from a command bus interface and a portion of pins from an address bus interface. Each portion of pins is configured to receive address and command inputs, depending a given command/address combination being asserted by a memory controller.