An interleaver for use with transform processors provides an address generator allowing for implementation using a reduced memory foot print, and permitting interleaving of an input sequence while minimizing latency.

 
Web www.patentalert.com

< Method for providing a triad copy of storage data

> Dynamic redistribution of parity groups

~ 00454