Input test pads of an adjacent pattern area are placed in a vacant area of
a layout area of output test pads, optimizing the layout area of test
pads for use in inspection of a semiconductor chip. Thus, it is possible
to miniaturize a semiconductor package.
