The present invention uses the strength of modern hierarchical integrated
circuit design to speed up the comparison of two netlists. Instead of
working from bottom-up it can proceed with arbitrary hierarchical order
to do the comparison. This has the advantage that the subcircuits that
are most interesting can be verified first and avoids the long wait to go
through the hierarchy.