A level shifting circuit for a semiconductor device comprises a controller, a level shifting portion, and a driving portion. The controller is adapted to level shift a power converting input signal having a first voltage level to generate a pair of control signals having different logic levels from each other. One of the pair of control signals has a second voltage level that is different from the first level. The level shifting portion is adapted to level shift an input signal having the first voltage level to generate a level shifter output signal having the second voltage level or a third voltage level depending on the respective logic levels of the pair of control signals. The driving portion is adapted to drive an output signal with the second or third voltage level based on the voltage level of the level shifter output signal.

 
Web www.patentalert.com

< Semiconductor memory device

> Delay locked loop circuit

~ 00476