A method for memory controlling is disclosed. It includes an embedded address generator and a controlling scheme of burst terminates burst, which could erase the latency caused by bus interface during the access of non-continuous addresses. Moreover, it includes a controlling scheme of anticipative row activating, which could reduce the latency across different rows of memory by data access. The method could improve the access efficiency and power consumption of memory.

Web www.patentalert.com

< Method to reduce disk access time during predictable loading sequences

> Data migration and copying in a storage system with dynamically expansible volumes

~ 00483