A data processing system includes a memory controller of a system memory that receives first and second castout operations both specifying a same address. In response to receiving said first and second castout operations, the memory controller performs a single update to the system memory.

 
Web www.patentalert.com

< Software process migration between coherency regions without cache purges

> Systems and methods for adaptively mapping an instruction cache

~ 00486