In one embodiment, the present invention includes a method for communicating a request for handling of a fault or exception occurring in an accelerator to a first instruction sequencer coupled thereto. The accelerator may be a heterogeneous resource with respect to the first instruction sequencer, e.g., of a different instruction set architecture. Responsive to the request, the fault or exception may be handled in the first instruction sequencer. Other embodiments are described and claimed.

 
Web www.patentalert.com

< Method and apparatus for binding shadow registers to vectored interrupts

> Apparatus and method for managing access to a memory

~ 00496