A method for manufacturing a MOSFET device with a fully silicided (FUSI) gate is described. This method may be used to prevent formation of shorts between the FUSI gate and a contact to a source and/or a drain region. In particular, the method discloses the formation of an expansion volume above a gate dielectric. The volume is designed to substantially contain the fully silicided gate.

 
Web www.patentalert.com

< MEMS device packaging methods

> Label-free methods for performing assays using a colorimetric resonant reflectance optical biosensor

~ 00499