Structures, systems and methods for transistors utilizing oxide-nitride nanolaminates are provided. One transistor embodiment includes a first source/drain region, a second source/drain region, and a channel region therebetween. A gate is separated from the channel region by a gate insulator. The gate insulator includes oxide-nitride nanolaminate layers to trap charge in potential wells formed by different electron affinities of the oxide-nitride nanolaminate layers.

 
Web www.patentalert.com

< Programmable nanotube interconnect

> Doped nanoparticle semiconductor charge transport layer

> Nanoscale electronic devices and fabrication methods

~ 00500